1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
use crate::{MMUFlags, VirtAddr};
use core::fmt;
use trapframe::UserContext as UserContextInner;
pub use trapframe::GeneralRegs;
cfg_if! {
if #[cfg(feature = "libos")] {
pub use trapframe::syscall_fn_entry as syscall_entry;
} else {
pub use dummpy_syscall_entry as syscall_entry;
pub fn dummpy_syscall_entry() {
unreachable!("dummpy_syscall_entry")
}
}
}
#[derive(Debug)]
pub enum UserContextField {
InstrPointer,
StackPointer,
ThreadPointer,
ReturnValue,
}
#[derive(Debug, PartialEq, Eq)]
pub enum TrapReason {
Syscall,
Interrupt(usize),
PageFault(VirtAddr, MMUFlags),
UndefinedInstruction,
SoftwareBreakpoint,
HardwareBreakpoint,
UnalignedAccess,
GernelFault(usize),
}
#[cfg(not(feature = "libos"))]
pub const TIMER_INTERRUPT_VEC: usize = crate::timer_interrupt_vector();
impl TrapReason {
#[cfg(target_arch = "x86_64")]
pub fn from(trap_num: usize, error_code: usize) -> Self {
use x86::irq::*;
const X86_INT_BASE: u8 = 0x20;
const X86_INT_MAX: u8 = 0xff;
if trap_num == 0x100 {
return Self::Syscall;
}
match trap_num as u8 {
DEBUG_VECTOR => Self::HardwareBreakpoint,
BREAKPOINT_VECTOR => Self::SoftwareBreakpoint,
INVALID_OPCODE_VECTOR => Self::UndefinedInstruction,
ALIGNMENT_CHECK_VECTOR => Self::UnalignedAccess,
PAGE_FAULT_VECTOR => {
bitflags::bitflags! {
struct PageFaultErrorCode: u32 {
const PRESENT = 1 << 0;
const WRITE = 1 << 1;
const USER = 1 << 2;
const RESERVED = 1 << 3;
const INST = 1 << 4;
}
}
let fault_vaddr = x86_64::registers::control::Cr2::read().as_u64() as _;
let code = PageFaultErrorCode::from_bits_truncate(error_code as u32);
let mut flags = MMUFlags::empty();
if code.contains(PageFaultErrorCode::WRITE) {
flags |= MMUFlags::WRITE
} else {
flags |= MMUFlags::READ
}
if code.contains(PageFaultErrorCode::USER) {
flags |= MMUFlags::USER
}
if code.contains(PageFaultErrorCode::INST) {
flags |= MMUFlags::EXECUTE
}
if code.contains(PageFaultErrorCode::RESERVED) {
error!("page table entry has reserved bits set!");
}
Self::PageFault(fault_vaddr, flags)
}
vec @ X86_INT_BASE..=X86_INT_MAX => Self::Interrupt(vec as usize),
_ => Self::GernelFault(trap_num),
}
}
#[cfg(target_arch = "riscv64")]
pub fn from(scause: riscv::register::scause::Scause) -> Self {
use riscv::register::scause::{Exception, Trap};
let stval = riscv::register::stval::read();
match scause.cause() {
Trap::Exception(Exception::UserEnvCall) => Self::Syscall,
Trap::Exception(Exception::Breakpoint) => Self::SoftwareBreakpoint,
Trap::Exception(Exception::IllegalInstruction) => Self::UndefinedInstruction,
Trap::Exception(Exception::InstructionMisaligned)
| Trap::Exception(Exception::StoreMisaligned) => Self::UnalignedAccess,
Trap::Exception(Exception::LoadPageFault) => Self::PageFault(stval, MMUFlags::READ),
Trap::Exception(Exception::StorePageFault) => Self::PageFault(stval, MMUFlags::WRITE),
Trap::Exception(Exception::InstructionPageFault) => {
Self::PageFault(stval, MMUFlags::EXECUTE)
}
Trap::Interrupt(_) => Self::Interrupt(scause.code()),
_ => Self::GernelFault(scause.code()),
}
}
#[cfg(target_arch = "aarch64")]
pub fn from(esr: usize) -> Self {
use crate::{Fault, Info, Kind, Source, Syndrome};
use cortex_a::registers::{ESR_EL1, FAR_EL1};
use tock_registers::interfaces::Readable;
let info = Info {
source: Source::from(esr & 0xffff),
kind: Kind::from((esr >> 16) & 0xffff),
};
let esr = ESR_EL1.get() as u32;
match info.kind {
Kind::Synchronous => match Syndrome::from(esr) {
Syndrome::Breakpoint => Self::SoftwareBreakpoint,
Syndrome::Svc(_) => Self::Syscall,
Syndrome::DataAbort { kind: _, level: _ } => Self::PageFault(
FAR_EL1.get() as _,
MMUFlags::READ | MMUFlags::WRITE | MMUFlags::USER,
),
Syndrome::InstructionAbort {
kind: Fault::Permission,
level: _,
} => Self::PageFault(FAR_EL1.get() as _, MMUFlags::EXECUTE | MMUFlags::USER),
Syndrome::PCAlignmentFault | Syndrome::SpAlignmentFault => Self::UnalignedAccess,
_ => Self::GernelFault(esr as usize),
},
Kind::Irq => Self::Interrupt(
#[cfg(not(feature = "libos"))]
{
use crate::hal_fn::mem::phys_to_virt;
use crate::KCONFIG;
zcore_drivers::irq::gic_400::get_irq_num(
phys_to_virt(KCONFIG.gic_base + 0x1_0000),
phys_to_virt(KCONFIG.gic_base),
)
},
#[cfg(feature = "libos")]
{
usize::MAX
},
),
_ => Self::GernelFault(esr as usize),
}
}
}
#[repr(transparent)]
#[derive(Clone, Copy)]
pub struct UserContext(UserContextInner);
impl UserContext {
pub fn new() -> Self {
let context = UserContextInner::default();
Self(context)
}
pub fn setup_uspace(&mut self, pc: usize, sp: usize, args: &[usize; 3]) {
cfg_if! {
if #[cfg(target_arch = "x86_64")] {
self.0.general.rip = pc;
self.0.general.rsp = sp;
self.0.general.rdi = args[0];
self.0.general.rsi = args[1];
self.0.general.rdx = args[2];
self.0.general.rflags = 0x3000 | 0x200 | 0x2;
} else if #[cfg(target_arch = "aarch64")] {
self.0.elr = pc;
self.0.sp = sp;
self.0.general.x0 = args[0];
self.0.general.x1 = args[1];
self.0.general.x2 = args[2];
self.0.spsr = 1 << 8;
} else if #[cfg(target_arch = "riscv64")] {
self.0.sepc = pc;
self.0.general.sp = sp;
self.0.general.a0 = args[0];
self.0.general.a1 = args[1];
self.0.general.a2 = args[2];
self.0.sstatus = 1 << 18 | 0b11 << 13 | 1 << 5;
}
}
}
pub fn set_ra(&mut self, _ra: usize) {
cfg_if! {
if #[cfg(target_arch = "riscv64")] {
self.0.general.ra = _ra;
} else if #[cfg(target_arch = "x86_64")] {
error!("Please set return addr via stack!");
} else if #[cfg(target_arch = "aarch64")] {
self.0.general.x30 = _ra;
} else {
unimplemented!("Unsupported arch!");
}
}
}
pub fn enter_uspace(&mut self) {
cfg_if! {
if #[cfg(feature = "libos")] {
self.0.run_fncall()
} else {
self.0.run()
}
}
}
#[cfg(any(target_arch = "x86_64", doc))]
#[doc(cfg(target_arch = "x86_64"))]
pub fn error_code(&self) -> usize {
self.0.error_code
}
pub fn trap_reason(&self) -> TrapReason {
cfg_if! {
if #[cfg(target_arch = "x86_64")] {
TrapReason::from(self.0.trap_num, self.0.error_code)
} else if #[cfg(target_arch = "aarch64")] {
TrapReason::from(self.0.trap_num)
} else if #[cfg(target_arch = "riscv64")] {
TrapReason::from(riscv::register::scause::read())
} else {
unimplemented!()
}
}
}
pub fn raw_trap_reason(&self) -> usize {
cfg_if! {
if #[cfg(target_arch = "x86_64")] {
self.0.trap_num
} else if #[cfg(target_arch = "aarch64")] {
unimplemented!()
} else if #[cfg(target_arch = "riscv64")] {
riscv::register::scause::read().bits()
} else {
unimplemented!()
}
}
}
pub fn general(&self) -> &GeneralRegs {
&self.0.general
}
pub fn general_mut(&mut self) -> &mut GeneralRegs {
&mut self.0.general
}
fn field_ref(&mut self, which: UserContextField) -> &mut usize {
cfg_if! {
if #[cfg(target_arch = "x86_64")] {
match which {
UserContextField::InstrPointer => &mut self.0.general.rip,
UserContextField::StackPointer => &mut self.0.general.rsp,
UserContextField::ThreadPointer => &mut self.0.general.fsbase,
UserContextField::ReturnValue => &mut self.0.general.rax,
}
} else if #[cfg(target_arch = "aarch64")] {
match which {
UserContextField::InstrPointer => &mut self.0.elr,
UserContextField::StackPointer => &mut self.0.sp,
UserContextField::ThreadPointer => &mut self.0.tpidr,
UserContextField::ReturnValue => &mut self.0.general.x0,
}
} else if #[cfg(target_arch = "riscv64")] {
match which {
UserContextField::InstrPointer => &mut self.0.sepc,
UserContextField::StackPointer => &mut self.0.general.sp,
UserContextField::ThreadPointer => &mut self.0.general.tp,
UserContextField::ReturnValue => &mut self.0.general.a0,
}
} else {
unimplemented!()
}
}
}
pub fn get_field(&mut self, which: UserContextField) -> usize {
*self.field_ref(which)
}
pub fn set_field(&mut self, which: UserContextField, value: usize) {
*self.field_ref(which) = value;
}
pub fn advance_pc(&mut self, reason: TrapReason) {
cfg_if! {
if #[cfg(target_arch = "riscv64")] {
if let TrapReason::Syscall = reason { self.0.sepc += 4 }
} else {
let _ = reason;
}
}
}
}
impl Default for UserContext {
fn default() -> Self {
Self::new()
}
}
impl fmt::Debug for UserContext {
fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
self.0.fmt(f)
}
}
cfg_if! {
if #[cfg(target_arch = "x86_64")] {
#[repr(C, align(16))]
#[derive(Debug, Copy, Clone)]
pub struct VectorRegs {
pub fcw: u16,
pub fsw: u16,
pub ftw: u8,
pub _pad0: u8,
pub fop: u16,
pub fip: u32,
pub fcs: u16,
pub _pad1: u16,
pub fdp: u32,
pub fds: u16,
pub _pad2: u16,
pub mxcsr: u32,
pub mxcsr_mask: u32,
pub mm: [U128; 8],
pub xmm: [U128; 16],
pub reserved: [U128; 3],
pub available: [U128; 3],
}
impl Default for VectorRegs {
fn default() -> Self {
VectorRegs {
fcw: 0x37f,
mxcsr: 0x1f80,
..unsafe { core::mem::zeroed() }
}
}
}
#[derive(Default, Clone, Copy)]
#[repr(C, align(16))]
pub struct U128(pub [u64; 2]);
impl fmt::Debug for U128 {
fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
write!(f, "{:#016x}_{:016x}", self.0[1], self.0[0])
}
}
}
}